The company appears well positioned to challenge CPU incumbents with high performance RISC-V CPUs and Vector Extensions to the open ISA architecture. The RISC-V CPU Instruction Set Architecture (ISA) ...
The computing industry has reached a significant milestone with the ratification of the 1.0 RISC-V Vector Specification. This development marks the beginning of a new era in computing efficiency, as ...
SAN MATEO, Calif.--(BUSINESS WIRE)--SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, today announced that Dr. Chris Lattner, President of Engineering and ...
This Collection supports and amplifies research related to SDG 9 - Industry, Innovation and Infrastructure. Hyperdimensional Computing (HD), or Vector Symbolic Architectures (VSA), refers to a family ...
A new technical paper titled “MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference” was published by researchers at FZI Research Center for Information ...
Sponsored When it comes to compute engines and network interconnects for supercomputers, there are lots of different choices available, but ultimately the nature of the applications — and how they ...
A monthly overview of things you need to know as an architect or aspiring architect. Unlock the full InfoQ experience by logging in! Stay updated with your favorite authors and topics, engage with ...
Every major computing era has been defined not by technology, but by a dominant workload—and by how well processor architectures adapted to it. The personal computer era rewarded general-purpose ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results