Abstract: This paper presents a column-parallel 12-bit differential Successive Approximation Register and Single-Slope analog-to-digital converter (SAR-SS ADC) with gain-scaled ramp quantization, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results