Abstract: This paper proposes a PVT and input common-mode voltage insensitive dynamic comparator for high speed and high resolution SAR ADCs. In its dynamic preamplifier, a switched capacitor charge ...
Abstract: In this work, we present the design of a dynamic latched comparator showing tuneability using the RRAM devices in the source terminal of the input nMOS transistors in 180nm CMOS technology.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results