Abstract: This work presents a parameterizable tool that generates HandelC code to perform fast division on FPGAs. With the introduction of VirtexII family FPGAs, fast division is now achievable by ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results