Abstract: A comparison between gate sizing and transistor sizing to analyze the trade-off between execution time and minimum delay achieved is presented in this work. The transistor and gate sizing ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results