Abstract: This paper presents a low power phase-locked loop implementation in indigenous SCL 180 nm CMOS technology. Fabricated PLL chip occupies an area of $0.005 mm^{2}$ including phase frequency ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results