Abstract: As the number of word-line layers increases in 3D NAND to improve bit density, the design of By-pass Via (BVia) becomes more difficult due to the increased amount of plasma- induced charge.