Abstract: This work presents a fractional-N digital PLL achieving low-jitter by leveraging the combination of a XOR frequencydoubler and a power-efficient double-edge variable-slope digital-to-time ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results