Abstract: The accurate extraction of interconnect parasitic capacitance is a critical issue for designing VLSI circuits. To improve the efficiency of parasitic capacitance extraction, we present in ...
Abstract: In the context of interconnection cost, delay, and sleep mode power efficiency, optimized partitioning of VLSI circuits becomes important. This research work proposes a Particle Swarm ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results